
Selector


Image of a selector:



Reference: http://www.edwardbosworth.com/My5155Text_V07_HTM/MyText5155_Ch06_V07.htm

Barrel shifter

Image of 4 bit barrel shifter where C = 1:



Reference: http://www.edwardbosworth.com/My5155Text_V07_HTM/MyText5155_Ch06_V07.htm

4 bit barrel shifter has 4x inputs and 2s inputs (s inputs to specify how many bits to shift)

Example of a right cyclic shift: 101011 -> 110101

Barrel shifter is hardware logic to implement cyclic shift

Used also in computer architecture

Priority Scheduler

- First 1 in inputs from left is the only 1 value outputted
- Input: 0011 -> Output: 0010
- Useful for requests and only letting one input to access resource at a time
- If all inputs are 0 all outputs are 0

$$\begin{aligned} o_1 &= i_1 \\ o_2 &= \overline{i}_1 * i_2 \\ ... \\ o_k &= \overline{i}_1 * \overline{i}_2 * ... * \overline{i}_{k-1} * i_k \end{aligned}$$

Area is important because of chip size. Goal is to optimize area and delay and to find the optimum tradeoff between the two.

$$\begin{array}{lll} \bar{1}_{1}, \bar{1}_{2}, \bar{1}_{3}, ... \, \bar{1}_{n} & \text{Given these inputs n is a power of 2} \\ \{\bar{1}_{1}\,\bar{1}_{2}\}, \{\bar{1}_{3}\,\bar{1}_{4}\}, \{\bar{1}_{5}\,\bar{1}_{6}\}, \{\bar{1}_{7}\,\bar{1}_{8}\} & 2 \text{ in a block, need n/2 gates} \\ \{\bar{1}_{1}\,\bar{1}_{2}\,\bar{1}_{3}\,\bar{1}_{4}\}, \{\bar{1}_{5}\,\bar{1}_{6}\,\bar{1}_{7}\,\bar{1}_{8}\} & 4 \text{ in a block, need n/4 gates} \\ ... & \text{Area: O(n), Delay: log(n)} \\ O_{12} = \bar{1}_{1} * \bar{1}_{2} * \bar{1}_{3} * ... * \bar{1}_{11} * i_{12} & 11 & = & (1011)_{2} \\ & & (\bar{1}_{1}, \bar{1}_{2}, ... \, \bar{1}_{8}) & (\bar{1}_{9}, \bar{1}_{10}) & (\bar{1}_{11}) \\ \text{Area: n*log(log(n))} \\ \text{Delay: log(n) + log(log(n)) = log(n*log(n))} \end{array}$$